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Silicon (Si) processes remain the dominant technology in integrated circuit (Ie) 
design, but gallium arsenide (GaAs) is gaining ground. Gallium arsenide's electron 
mobility is five times greater than SL so GaAs circuits are faster and have a greater range 
of useful frequencies . Moreover, the deep conducting channel and the semi-insulating 
substrate make GaAs components radiation wlcrant. 
A GaAs Meta! Semiconductor Field EffecL Transistor (MESFET) operational 
amplifier design and fabrication process is presented. The composite configuration was 
used to hoost the low inherent gain of the single MESFET amplifier. The GaAs op amp 
has lower open-loop gain than competing 5i technologies (ahout 4OdB), but has extendcd 
bandwidth, with Gain Bandwidth Product (GBWP) approaching 5 GHz. Two composite 
amplifier configurations were designed for fabrication with Vitesse H-GaAs III 
technology. The improved performance and process independence achieved in the 
composite configuration make the device a valuable component for demanding 
environments like spacehome applications. 
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l. INTRODUCTION 
Gallium arsenide (GaAs) integrated circuit technology has occupied a unique niche in 
the electronics industry for the last 25 years. It has been the most popular means to realize 
high-speed eleclronics circuits. In the past. the technology has been constrained to mostly 
simple high-speed circuits in digital applications, and has been llscd for high-RF and 
microwave amplification in analog designs. The speed advantage that GaAs enjoys over 
silicon (Si) is due to the greater eleclron mobility and higher peak electron velocity 
Additionally, the luw intrinsic carrier concentration of GaAs leads to a substrate that is 
semi-insulating, which results in lower device and interconnect capacitances relative to 
bulk silicon processes. The semi-insulating substrate also helps insulate the transistors 
from onc another, resul ting in increased packing densities_ Radiation tolerance and the 
ability to withstand high operating temperatures make GaAs technolugy a superb choice for 
demanding environments as the ca~ of space applications 
Most of the existing fonns of GaAs VLSI are enhanced-pcrfonnance versions of silicon 
VLSI. The GaAs transistors simply speed up the proven Ie concepts. Thc only difference 
is the means to bias the transistors to handle the particular characteristics of the GaAs FET. 
GaAs technology has really madc fantastic suides in the last ten ycars, and the 
prospect'i for continued advancement are superb. Digital cireuits are rapidly increasing in 
complexity, making GaAs a more viable option for large scale designs. GaAs is starting tu 
emerge as a leading contender for applications that require one million or more transistors 
on a Chip. As for analog applications, the excellent noise figure and gains at high frequency 
make GaAs FET amplifiers the clear choice over silicon, especially in light of the fact that 
the microwave amplifiers have a low integration level, and GaAs manufacturers have made 
dramatic increases in processing unifnnnity from refining the techniques from traditional 
silicon Ie manufacturing technology and equipment 
----
A. COMPARISO~ OF SILICON AND GaAs TRANSISTORS 
Modem silicon and GaAs VLSI transistors are both alike in that they are the product 
of ion implantation lechniques: ion beams bombard the substrate with dopants to create 
active devices. GaAs devices are also very much li ke their Si counterparts in that they are 
field effect transistors. That is, current flows between the source and the drain when a 
voltage is applied to their controllerminal .- the gale. However the two types of transistors 
differ greatly in three ways (see Figure 1.1), 
Gate Thin Oxide ~.....--- ----------.. -L Insulator 
~ . .......­
is~~·e~--.\>di:;? '"'8OUrce I 
~'" ' .".. ".. ...... ".... .,...-..~~" -.......-~~.~. .......~.... ...~~~~.I"~~~....- .... ,..., .... ......... .I 
Complimentary Metal Oxide Silicon Field Effect Transistor 
L 
Source Gate Drain 
~:;;~;1I{5<::~. ·· - 1 
DePletion;~n S~rni ~in$ulating GaA~ 
GaAs Metal Semiconductor Field Effect Transistor 
Figure 1.1: Silicon and Gallium Arsenide Field Effect Transistors 
First, the conducting channel is created in the GaAs device by a distinct implantation 
step in fabrication. The conducting channel in the silicon device is created electrically by 
the "inversion" of the p-type material in an n-channel transistOr (or inversion of the n·type 
material in a p-ehannel device). Second, in the GaA~ device, the current conduction 
mechanism is me electron transpon from a lower potential to a higher potential heneath the 
semiconductOr surface. Consequently, the electron dynamic behavior of the buried· 
channel device is a function of the semiconductor's bulk properties. In silicon, the carriers 
stream across the surface of the semiconductor and behave in accordance with surface 
properties. 
A third major difference between the technologies is gate insulation. In silicon, the 
gate is separated from the semiconductor surface by a thin oxide layer, producing an 
insulated-gate device. Whereas in the GaAs transistor, the gate electrode is in direct contact 
with the surface of the semkonductor, fonning a diode hetween the gate tenninal and the 
channel. [lj 
B. 	 MOTIVATION HEHIND mE DESIGN 
Must of the analog applications for GaAs have been for communications in the audio 
frequency range. However, since most communkations systems span the electromagnetic 
spectrum, it would he very advantageous to have a general purpose device for use in high 
frequency linear networks, i.e. switched-capacitor filters, to operate with signals in the 10 
to 300MHz realm. Some applications that could immediately benefit include AM and FM 
intennediate frequency filtering for radio receivers, agile filtering for radar and GPS 
applications, military UHF and VHF communications systems, spacecraft sensing and 
control, satellite telemetry, etc. 
This thesis present~ the techniques used to develop a high frequency general purpose 
GaAs operational amplifier for use in advanced analog applications. The gain will be 
improved and overall circuit sensitivity will be decreased by combining a single amplifier 
with an identical device in a stable composite configuration. 
Chapter II provides a more detailed analysis of the GaA~ MESFET's mode of 
operation and device characteristics. The section concludes with a brief description of 
some of the adversities GaAs presents the circuit designer. 
Chapter III shows how analog circuit building blocks can be developed from 
combinations of GaAs ME..I;)FETs for integration in larger networks. Chapter IV is 
concerned with operational amplifier fundamentals and illustrates the differences between 
the ideal vs. actual op amp. Additionally, thc chapter prcsenl~ perfonnance metrics used to 
gauge the effectiveness of a particular design. Chapter V introduces the composite 
operational amplifier and explains the advantages the device offers for linear active 
circuits. Useful mathematical models are presented to predict the gain and bandwidth 
enhancements that are realized with the composite op amp. 
Chapter VI presents earlier GaAs operational amplifier designs and tabulates their 
perfonnance for comparison against the design developed in this thesis. It also 
demonstrates the circuits used to test and evaluate the single amp prior to integration in the 
composite circuit. Chapter VII provides a brief description of the perfonnance of the 
simulated composite GaAs op amp against the values predicted in Chapter V. 
Chapter VIlT details the Vitessc H-GaAs III manufacturing process and the advantages 
the technology offer.~. It also illustrates the manufacturing stages for the GaAs device. 
Chapter VIII ends with a tabulation of the layout design rules 
The ninth and final chapter presents conclusions on the design and fabrication of a 
composite gallium arsenide operational amplifier for precision analog integrated cin:uil~, 
and lists some recommendations for prospective follow-on work to improve the circuit. 
II. METAL SCHOTTKY -BARRIER FIELD-EFFECT TRANSISTORS 
(MESFET) 
A. 	 EXTENDED BANDWIDTH, HIGH SPEED DEVICES 
Until the early 1970s, silicon bipolar transistors were the only semiconductor devices 
readily available for high-speed, high-frequency applications, btl! research was underway 
to develop semiconductor devices that operated at evcn higher speed with les~ power 
consumption. Success in the endeavor saw the advent of gaJlium arsenide and silicon metal 
semiconductor field-effect transistors (MESFETs). Today MESFETs are being used to 
realize applications operating beyond 20 GHz. The new generation of high speed, extended 
bandwidth devices have been incorporated in component~ used to develop improved radar 
systems, advanced video processors, high speed computers, and high capacity 
communications systems 
The most common material used for MESFETS is GaAs, although other Group ITI-V 
compounds such as lnP have been used for circuits as well. The major advantage thal 
gallium arsenide has over silicon is higher majority canier drift mobililY and greater 
electron peak velocity. GaAs e lectron mobility at room temperature is 8800 cm2fV s 
compared to 1350 cm2fV s for lighUy doped single crystal silicon [2], and the peak electron 
velocity vI' = 2 X 107 cmls is twice mat of silicon's maximum saturation velocity. Thus, 
for the same input VOltages, GaAs device.~ have higher output currents and resultant 
increa."es in transconductance than corresponding silicon devices. Larger output currents 
allow for rapid charging and discharging of load and parasitic capacitances which leads to 
higher speeds of operation. 
The low intrinsic carrier concentration of GaA~ leads to a substrate that is semi-
insulating which results in reduced interconnect capacitance comparCl1 lO Si processes. The 
semi-insulating suhstrate also simplifies isolation of individual devices within the VLSI 
designs_ Inherent radiation tolerance due LO Lhe chemical bonding between the compound 
semiconductor, coupled with a decp conducting channcl, and relatively good temperature 
stability make gallium arsenide MESFETs a particularly good choice for applications in 
demanding environments such as space. 
Most often, GaAs technology has been applied to medium-scale microwave and digital 
circuits. GaA~ MESFET microwave amplifiers have much better high frequency noise­
figure and gain than silicon transistor amplifiers, so there is a clear advantage in using GaAs 
technology for microwave amplifier design 
This chapter focuses on the operation of a basic MESFET. Topics considered are the 
physics behind the operation of the MESFET, characteristics of the device, presentation of 
some analytic models, and comparisons of dynamic device models at low frequency and 
high frequency_ 'Ine chapter concludes with a brief discussion on some of the limitations 
of Ihe GaAs MESFET. 
B. DEVICE CHARACTERISTICS 
1. Operation 
The terminal characteristics (I vs. V) of GaAs MESFETs are very similar 10 
silicon n-channe1 junction field effect lransislor~ (JFETs). Consequently, many of the 
governing analytical equations can be applied with some modification. A cross-section 
view of the device shown in Figure 2.1 illustrates some of the key aspects of the active 
structure. 
Figure 2.1: Cross Section of GaAs MESFET 
A depletion region forms in the channel below the gate surface where the 
thickness of the depletion region is determined by the gate voltage vGs, Variation of vGS 
alfects the dimensions of the channel, which regulaLC the current that flows from the drain 
to the source in response to an applied drain-to-souree voltage vDS' The active channel is 
normally n-type and is usually fonned by ion-implantation. The drain to source voltage 
causes the taper in the channel with pinch-off occurring at the drain end of the device. 
MESFETs have an advantage over MOS transistors in that the conducting 
channel lies below the surface so that the high bulk mobility can be utilized rather than the 
lower surface mobility. Additionally, surface states do not affect Ltc gate bia~ as they do 
in MOS transisLOrs. 
Depending on the active channel thickness, the FET may be nonnally "on" 
(depletion-mode) Of nonnally "off' (enhancement-mode). GaAs devices arc 
predominantly n-channel MESFl:.Ts because holes have a relatively low drift mobility in 
GaA.~, making p-channeJ MESFETs undesirable, since they offer no significant benefit 
over Si 
The most common GaA.~ MESFETs available are depletion type with tilfeshold 
voltages Vt in the range of -0.5 to -2.5 V. MESFETs typically operate with vGS from 
negative V t 10 a small positive voltage approaching the breakdown Schottky-barrier voltage 
al the gale-to-channel junclion (approximately 0.7 V). [3] Exceeding the Schottky-barrier 
voltage results in gate conduction where non-negligible current Hows from the gate into the 
channel and a state where vos no longer controls iDS' Gate conduction is one of the 
drawbacks of the MESFET and a condition that forces the designer to employ strategies 
different from techniques used in silicon Ie design 
Enhancement-mode MESFETs arc less popular, hut arc still available in some 
processes. The normally "off' devices arc made by arranging for the depletion region to 
extend all the way through the channel atvos =0, preventing current flow from drain to the 
source. The enhancement devices operate on the same premise of their silicon counterpans 
in that a positive voltage must be applied to the gate to reduce the "pinch-off' effect 
produced by the extended depletion region. thus creating a channel for the current to flow 
Some technologies are even incorporating both enhancement mode and depiction mode 
devices on the same chip for a complimentary MESFETs. Technologies like the Yitesse 
H-GaAs III have incorporated methods and traditional MOS circuit topologies to realize 
VLSI circuits up to lOO.DOO gales in complexity. The new process has seen usc in digital 
Ie design, but analog applications have not been exploited to their full potential 
The MESFET theory of operation is considerably more complicated than the 
silicon JFET in that the GaAs carrier velocity variation with an applied field leads to a 
stationary charge formation region at the drain end of the gate. For the silicon lFET. 
saturation occurs at vDS = vos - VI' but the MESFET reaches saturation at lower values of 
vDS' Figure 2.1 helps illustrate the "early saturation" phenomenon in the context of 
equilibrium velocity-field chamcteristics. The electron drift velocity reaches peak value vp 
close to the center of the channel. It falls down to Vs under the drain side of the gate edge 
where the conducting channel is the narrowest. As a res ult, an electron accumulation is 
formed for the preservation of current continuity. When the electrons leave this region, the 
channel thickness increases and the electron velocity rises due to the decrease in the field 
intensity. Since less electrons arc needcd to carry the same current, a positive space charge 
region is built up. Therefore, a stationary dipole is formed, resulting in a dntin voltage drop 
and drain voltage breakdown. The stationary region is also believed responsible for the 
conducting channel pinch-off under the gate for devices with short channels. Nearly all 
device characteristics and parameters are affected by the earh)' .~aturati()n effe-.:t which is 
the primary reason for the deviation from standard FET theory. [2j 
2. Characteristics and MESFET Analytic Models 
If the velocity saturation effe-.:t is neglected, first order models for the MESFET 
that closely resemble JFETs can be used for "back of the envelope" calculations. One of 
the most popular models for the GaAs FET is the SPICE lFET model. The simplified 
schematic of the circuit is shown below 
Figure 2.2: GaAs MESFET EquivaJent Circuit [31 
The principal features of this model include a drain current source controlled by 
gate-to-source and gate-IO-drain voltages. The shunt impedance between the drain and the 
source has a value that is a function of the gate-to-source and gate-to-drain voltages. 
Unfonunately, a number of features of the SPICE model make it unsuitable [or precision 
analog circuit design. The capacitances in the model come into play when there is any 
change in voltage on any of the device terminals. Voltage alterations rcsult in a changes in 
stored charge on all the device terminals. Also, the model falls shOlt in assuming that 
channel thickness is infinirc, thus neglecting the small capacitance that results from a finite 
channel in a rcal dcvicc. The simplified model could be used if there were expressions for 
variations in FET capacitance with changes in terminal voltages and means for accounting 
for effects of finite channel thickness. Equations that describe the mode of operation for 
the simplified first order model are shown below. 
iD = 0 for VU.I < V, (Eq 2.1) 
LINEAR or OHMIC 
iD = ~(vus-V,)l(I+AVDS) forvGS ~V"vDS~vGS-V, (Eq2.3) 
The difference between these equations and the equations for the lFET is the term for the 
channel length modulation factor II + ~VDS). The variahle B is the transconductance 
parameter of the FET and can be expressed as shown in Equation 2.4. 
~= 2EsflnVsarW CEq 2.4) 
b (finVpo + 3vsarL) 
Equation 2.4 shows how device performance is contingent on physical parameters. Drain 
current depends heavily on both drift mobility (!in) and saturated drift velocity (vsa/). The 
term b represents cbannel thickness. The only parameter the Ie designer has control over 
is the size of the gate, length (L) and width (W), and even that control is somewhat limited 
by the practice of maintaining a standard gate length in the design Figure 2.3 shows the 
symbol for an n-channel depletion-mode GaAs MESFET. 
Figure 2.3: Symbol for N-channel Depletion-mode GaAs MESFET 
The inadequacies of the simple SPICE model drove the design discussed in Ihis 
thesis toward use of acmal values for devices manufaclUTcd by the Vitesse corporation. 
The models for the devices contained in the HGaAs III parts library were used extensively 
in HSPICE simulations to provide a more accurate description of circuit behavior. Figurc 
2.4 shows the iD-vus characteristics for a Vitesse depIction modc GaAs FET wilh galc 
length 0.8 ~tm. gate width of 400).lm and VI of -0.825 v. The potential between the galc 
and source of the If;)nsistor vus was stepped from -1 V to 0.7 V in 0.25 V increments. 
:;;: 1 ~ n . OM 
5 1 1 0 .0 .~ 
9 100 OM 
Figure 2.4: GaAs MESFET io vs. Voo Characteristic Cunes 
11 
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3. 	 Dynamic Small Signal Model 
Another descriptor for the MESFET is the small signal, low freq uency 
equivalent circuit shown in Figure 2.5 which is similar to the one typically used for the 
silicon JFET where the forward transconductance is represented by the term 8min Equation 
Figure 2.5: MESli'ET Small Signal Equivalent Model 
(Eq2.5) 
In this equation, vDS is constant, and the source and drain resistances are assumed 
negligible. The output resistance term r0 (the inverse of the drain intrinsic dc conductance) 
is represented by Equation 2.6 
(Eq2.6) 
The two parameters are important ~ause they provide the low frequency vo ltage or 
current gain, assuming the frequency is low enough that any reactive effects may be 
neglected. The high value for A in the MESFET (typically 0.1 to 0.3 V" ) results in a small 
value for r o' The consequence of the small output resistance is a small voltage gain per 
stage. Note that 8m and r 0 arc not frequency independent. Decreases in both have been 
noted at high frequency Some of the explanations for the high frequency deviations 
12 
explained in [2] include the influence of trapping centers (I) at the surface of the epiJayers 
between contacts, (2) at the interface between the epiJayer and the substrare, and (3) in the 
space charge region 
The high frequency model for the MESFET is considerably more involved 
because reactive effects, mainly the capacitive current flowing between the channel and the 
gate, must be induded in the analysis Figure 2.6 .~hows the equivalent circuit for the 
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Figure 2.6: Equivalent Circuit for GaAs MESFET at High Frequency 

The stray clements, made up primarily of the source series resistance, the gate series 
resistance, and the gale capacitances, would impact device operations at high frequencies. 
4. 	 GaAs MESFET Deficiencies 
GaAs MESFETs have increased the usable frequency range fo r a large number 
of applications, and promise to hc thc technology of choice for future high-speed 
applications. However, it i.~ important to mention device limitations. Some of the 
drawbacks include electron trapping and surface effects, poor uniformity, backgating, 
suhstrate oscillalions and hysteresis, very high Ilf noise, and drain conductance frequency 
dispersion that leads to low voltage gain for the device [5]_ The analog circuit designer 
must develop techniques to work around these problems to capitalize on the speed OaAs 
devices offer. 

III. BUILDING BLOCKS FOR ANALOG CIRCUITS 
The design and optimization of analog Ie "building blocks" is well developed in 
conventional silicon technologies. Circuits like differential amplifiers, linear current 
mirrors, operational amplifiers, transimpedence amplifiers. etL have been studied 
extensively and are highly refined. Unfortunately, GaAs analog circuit development has 
1I0t kept pace with Si circuit design due to the deficiencies listed at the end of Chapter II 
There is nut a great deal of literature detailing optimized MESFET building blocks, nor is 
there literature on silicon counterparts to assist in design techniques. One cannot find 
publications on the lFET operational amplifier, for example, the closest relative to a GaAs 
op amp. hlferior processing unifonnily, variations in devices. and design strategies are just 
a few more of the reasons that have impaired GaAs analog circuit analysis, design, and 
optlmlzauon. 
Tnis chapter provides descriptions for some existing "building blocks" in the GaAs 
technology. The building blocks will be designed for integration ill an operational 
amplifier with a GBWP approaching 4.5 GHz. The design for the op amp will closely 
parallel that of the silicon counterpart. However, some new techniques will be introduced 
to compensate for the early saturation voltage of the depletion MESFET. 
A. BASIC BUILDING BLOCK DESIGN 
1. Simple Amplifier 
Figure 3.1 shows a basic single stage GaAs amplifier similar to the design used 
in MOS technologies, but with a depletion mode device as the driver transistor. The active 
load, Q2, is a depletion mode transistor and is particularly useful in Ie applications since it 
is easier to control the active device's characteristics than it is to regulate au implant 
resistor, while occupying much less area. A small signal analysis of the device yields an 







Figure 3.1: Single Stage GaAs MESFET Amp with Active Load 
where 8m1 is the transconductance of Q 1 and r01 and r 01 are the output resistances of Ql 
and Q2, respectively. The gain of this circuit is limited because r oj and '02 are small in 
short channel devices. In the case above, the ac open-loop gain is a function of the 
transconductance of the active driver and the equivalent output resistance delivered by the 
active load. Traditional gain enhancement techniques focus on boosting output resistances 
through negative feedback. 
The "cascode" transistor configuration shown in Figure 3.2 is a common means 
of improving both the gain and bandwidth of single stage amplifiers. Transistor Q2 is used 
to isolate the input and the output nodes. It provide.~ a low input resistance atits source and 
a high output resistance at its drain 10 drive Q3. For low frequencies, the gain of the device 
can be derived as Av = -gm t r0]' To increase the gain further, gmI has to increase. Again, 
in this case, the gain is not the only parameter augmented through use of the cascode 
transistor. The :\1iller capaciLance of transistor Ql is significantly reduced in this 
configuration as well, which leads to greater bandwidth. The price of the cascode transistor 
is greater power dissipation than the setup shown in Figure 3.1 and the extra voltage source 
needed to provide vbi<ls" 
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Figure 3.2: Single Stage GaAs Amp with Cascode Transistor 
2. 	 The Composite Transistor 
The (;ascode transistor concept can be funher expanded to reduce the gain 
limitations of the MESFET in analog circuits by extending the idea to the general 
composite transistor as shown in Figure 3.3. 
~~DM: 




Figure 3.3: Compm.ite !'o-tESFET 
The circuit is unique to GaAs MESFETs and is made possible by the "early 
saturation" effect (drain saturation current at ~'DS < vos - VJ described in Chapter ll. JfQ2 
is made much larger than QI and both devices are conducting the same current, Q2 will 
have a gate-to-source voltage whose magnitude is much closer to IVtl than the magnitude 
of the gate-to-source voltage at Ql (IvOS21 » lvaSt l) . Thus, it can be shown that Ql will 
operate in the saturation mode (if Q2 is 5 to 10 times wider than Ql) with Q2 acting as a 
source follower with an increase in output resistance which enhances the gain of the 
stage.[4] 
The composite MESFET shown in Figure 3.3 can be considered a cascode 
configuration, where Q2 is the cascode transistor; however, there is not a separate bias line 
for the gate of the cascode transistor as in Figure 3.2. The transconductance, 8m' of the 
composite device is equal to that of Qt, but there is an increase in the output resistance of 
the composite transistor by the introduction of the intrinsic gain of Q2, 8mzroZ. 
Applications where pert·ormance is enhanced by the increase in output resistance 
arc shown in Figure 3.4. Figure 3.4(a) is referred to as a self-bootstrapped current source 
because transistor Q2 acts as a source follower that causes the drain of Q t to follow voltage 
changes at its source terminal, bootstrapping Ql and raising the output resistance of the 
enure current source. 
The second application, Figure 3.4(b), shows a gain stage where one composite MESFET 
is used as a driver and anoLher composite MESFET is used as a current-source load The 
small signal gain of the configuration to the right can be expressed as 
(Eq 3.2) 
IS 
(a) CurrentSourcc (b) Gain Stage VDj VDj 
~Q2 ~Q4 
[:5QI ~ 
,II ~"I" Q2 
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Figure 3.4: Two I:£xamples of Composite MESFET Applications 
3. 	 Differential Amplifier 
The techniques to increase the gain of the single ended amplifier can he applied 
to the differential amplifier as well. The differential amplifrer is perhaps the most critical 
component of an operational amplifier. Reference [3] proposes a means of increasing the 
gain of a differential amplifier, but the technique requires sacrificing full differential gain 
Figure 3.5 shows a Simple configuration for a MESFET differential amplifier. 
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Figure 3.5: Simple GaAs MESFET DifferentiaJ Amplifier 
The drain-to-source impedance of the input transistors in the circuit shown 
above can lead to considerable degradations of the circuit gain. Methods to minimize gain 
losses have been presented, but in many cases they lead to added circuit complexity and 
added power consumption. Another approach can be used if the application docs not 
absolutely require full differential gain. figure 3.6 shows the improved design.L3J 
In the modified differential amplifier, the drain of Q2 is loaded with a currcnt­
source load, but the signal developed is fed back to the drain of Q1 by the source follower 
Q3. In this configuration, vvs of Ql is nearly that of Q2 which means the ac voltage 
difference between the drains of Ql and Q2 approaches 7.ero. Negligible ac voltage means 
that current flowing through rol and r02 is drastically reduced, so the output resistances 
would have minimal effect on the gain of the differential amplifier. 
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Figure 3.6: Imprond GaAs MESFET Differential Amplifier 
The small signal analysis of the circuit explained in depth in [4)lcads LO a 
solution for gain 
(Eq 33) 
If all three transistors have the exact same geometry and are operating with equal de 
currents, the values for gm and TO will be equal which reduces the equation above to 
(Eq 3.4) 
Though the de.~igner loses full differential gain with the topology of Figure 3.6, the overall 
gain of tile differential amplifier is nearly unchanged due to the feedback provided by 
transistorQ3. 
4. Schottky-barrier Diode (S8D) 
GaAs integrated circuit technologies rely on the fonnation of a barrier between 
metal and semiconductor to fonn a diode used extensively in MESFET circuit design as a 
voltage level shifter. Figure 3.7 shows the cross-section view of a typical SBO 
Isolation Regions 
Figure 3.7: Cross Section ofGaAs Schottky-barrier Diode 
The Schottky-barrier metal fonns lhe anode, and the n-type GaAs wilh an 
interconnect metal contact fOnTIS the calhode of the SBD. Heavily doped IHype GaAs is 
used between the n region and the cathode contact to reduce the etIecL~ of paraSitic series 
re~istance 
Though the current-voltage characteristic curves of the Schottky diode and the 
pn-junction diode are nearly identical. lheir modes of operation vary significantly. The 
primary mechanism for lhe forward current in the SSD is the flow of electrons into the 
Schottky harrier metal. The electrons arc the majority carriers, and minority carriers 
(hole~) play little rolc in the conduction of curren!. In the pn-junction diode, however, a 
carrier depletion region develops at the interface between the p-type and n-type material 
Application of a bias voltage seL~ up a diffusion current that flows in the forward direction 
carried hy holes from the p side and electrons from the n side. A saturation current !lows in 
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the reverse direction, carried by thermally generated minority carriers. The pn-junction 
mechanism of current conduction gives rise to diffusion capacitance that degrades the 
switching abili ty of the device. 
The lack of minority carrier stomge effects in the SBO result in much fas ter 
transitions from forward bias to reverse bias states as compared to pn-junction devices. 
GaAs Schottky-barrier diodes exhibit Iypical breakdown voltages of 0.6 to 0.7 Volts. Exact 
breakdown voltage is dependent on the amount of n-type doping. The SBD's current­
voltage characteristic curve can be modeled after the idea.! diode I-V equation shown 
below. 
(Eq 3.5) 
In the equation above Is is the saluration current, q is charge, k equaIs Boltzmann's 
constant, and Treprescnts the term for temperature (K). The parameter V D,i is the intrinsic 
diode voltage that is present across the meta.l~semiconductor junction and is described by 
the equation 
Vo" = Vo - loRs (Eq 36) 
In this case, Rs is the series resistance from the combination of circuit contacts, neutral n-
type GaAs and current crowding effects near the edges of the contacts. Series resistance is 
a function of the fabrication process on the Ie. vD is the voltage at the diode leads. Diodes 
can be fabricated from transistors on the chip by providing a direct contact between the 
source and the drain. This configuration forms a diode with the gale as the cathode and the 
source-drain lead acting as the anode. Voltage drop across the diode can also be regulated 
slightly by varying the gate width. 
The predominant applications for the SED in analog GaAs MESFET design is 
for dc voltage level shifting. The 0.6 to 0.7 voltage drop across the device can be used to 
establish bias voltages for the various stages of an operational amplifier, fo r example. 
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5. Current Sources 
Current sources arc one of the most widely used building blocks in both analog 
and digital circuit design. Fabrication of stable linear current sources is absolutely 
essential for the success of analog circuits like an operational amplifiers, where the source 
is used for proper biasing and as an active load. Proper sizing of the gale length and width 
leads to optimized gain and frequency response for the entire amp. The most has ic 
configuration for the current source in OaAs Ie technologies is shown in Figure 3.8(a), 
where the gate of a depietion type MESFET is connected to its source. The device will 
operate in the saLUration region as iong as vDS is kept greater than IVII Saturation drain 
current can be expressed as 
(Eq 3.7) 
(,) (b) 
Figure 3JI: (a) MESFET Current Source and (b) Equivalent Circuit 
Model 
Reference [41 shows that the output resistance of this particular configuration is 
(&j 38) 
The large channel length modulation parameter leads to small roo so the basic current 
sourre cannot be used for most applications. Viability for circuit design must be made 
possible through enhancement of the output resistance 
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Again, the means of raising the output resistance is through a cascade transistor 
as shown in Figure 3.9. Addition of transistor Q2 raises the output resistance by the 
intrinsic voltage gain of the MESFET, gn12T02' which makes the improved cunent source 






Figure 3.9: Cascode Current Source 
Details of the current source are necessary for the development of the current 
mirror, another critical building block for analog GaAs MESFETs. The challenge of the 
designer is to produce a circuit that takes advantage of the inherent speed of GaAs while 
maintaining the properties of a good current mimlf, namely low input impedance and 
accurate current scaling 
The difficulty of designing an effective current mirror in OaAs is compounded 
by the negative threshold voltages in depletion mode devices. The input transistor gate 
cannot simply be connected to the drain as in the procedure used in enhancement mode 
silicon designs. For depletion type MESFETs, thc drain of the transistor must be held at a 
higher potential than thai of the gate for the device to operate in the saluration region. 
One novel technique involves modifying the typical MOSFET current mirror to 
function appropriately in MESFET technology. The SBOs developed earlier are used to 
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shift the level of the gale voltage with respect to the drain, where a current source (not 
shown) ensures a forward bias voltage for the string of diodes. The topology is illustrated 
in Figure 3.10 
Figure 3.10: GaAs MESFET Current Mirror with Level Shift Uiodes 
The limitation of this layout results from using the current source transistor Q2 to maintain 
the proper drain-to-gate voltage. The minimum input current 1m is limited to [bias which is 
the current required to forward bias the SBDs. Additionally, the maximum input current is 
bounded by the value that causes the gate diode to draw significant forward -bias current. 
An assumed square-law characteristic yield.~ the current 
(Eq 3.9) 
where Vd, is the maximum voltage across a Schottky diode before any significant current 
hegins to flow.[3] 
The ratio of currents hetwccn the output and input can he adjusted by varying the 
widths of devices QI·Q4, More preciscly, if the effects of channel length modulation are 
neglected and 11-}!3, = 13462' then 
(Eq 3.10) f = Y 
which is the classic resul t obtained from current mirrors in conventional silicon 
technologies. The result of Equation 3.10 is valid over a wide range of input currenl~ 
Thus, it can be used to produce open loop amplifiers with extremely low distonion (3]. 
Reference (31 also shows how the output impedance and linearity of the current 
mirror can be enhanced through a technique similar to the "Wilson" current mirror used in 
bipolar and MOSFET circuits. The '·Wilson·' approach linearizes the circuit through 
negative feedback, that yielding a more accurate transfer function and reduced distortion 
The layout for this circuit is shown in Figure 3.1 L. 
Figure 3.11: GaAs MESFET "Wilson" Curnnt Mirror [31 
The different building hlocks and the governi ng equations presented will serve 
as the foundation used to develop more sophisticated designs. It is clear that many of the 
design techniques used for silicon Ie' s cannot be applied directly to the OaAs MESFET 
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because of the operating characteristics of the device. The combination of building blocks 
used to realize the operational amplifier are presented later. 
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IV. OPERATIONAL AMPLIFIER FUNDAMENTALS 
The operational amplifier is one of the most ubiquitous components in the electronics 
industry_ The specially designed package of transistors can be used for an exceptionally 
large variety of applications with minimal external circuitry. The devices are used in 
virtually every electronics application imaginable -- communications syStems, digital 
signal processing systems, audio reproduction equipment, control and scn.~ing systems, elc. 
There are many choices availahle 10 the designer with many lrade-ofts in price and 
perfonnance. One reason for the popularity of tile op amp is that progress in Ie processing 
and design has yielded miniature devices that approach ideal operation. 
fhe op amp is Iypically designed with three stages: a high. input impedance differential 
amplifier. a high gain stage, and a low-impedance output stage 
Traditional devices have two differential inputs and one output. "Ibis chapter provides 
an overview of operational amplifier fundamentals that serve as qualifiers for a particular 
design's perfonnance 
A. IDEAL OP AMP CHARACTERISTICS AND PARAMETERS 
Figure 4.1 shows the equivalent circuit for the ideal case -- a differential input, single 
output amplifier with infinite gain, infinite input resistance, zero output reactance, and zero 
output resistance. 
~ 
v1 ! i1=0 A(i-"'-'--'I"-)---7-~ 
Jo'igure 4.1: Equivalent Circuit for Ideal Op Amp 
29 
The schematic shows that device responds only to the difference between the two input 
terminal voltages and will not respond to any signal common to both inputs. The difference 
between the two inputs will also he amplified by A if the signal is applied between terminals 
I and 2 with no external connections - the "open loop" case. The tcrmA is the gain obtained 
from the devices internal to the package. Unfortunately, the ideal case is never realized. 
Some of the non-ideal parameters presented analytically in [4] and [61 are discussed in the 
summary below. 
Input Impedance 
Ideally, the ratio of the input voltage to input current should be infinite. The 
greater the input impedance, the better the amp would be expected to perform. However, 
usual values for commercial devices range between lOOill to lOMQ. The input impedance 
and the associated capacitance become especially critical at high frequencies. 
2. 	 Output Impedance 
The output impedance, the ratio of the open-circuit output voltage to short· 
circuit output current of an op amp, should be zero. For most actual devices, output 
impedance can range from 200 to 2kQ. In most applications, the output impedance is 
assumed to be zero and the amp is expected to perform as an ideal voltage source capable 
of driving loads within a specified range. 
3. 	 Input Bias Current 
If the input impedance were infinite, there would be no current flowing into the 
tenninals of the amplifier. Real devices usually have currents flowing into the terminals in 
the nanoamperc and picoampere range that arc needed in many cases to bias the circuit 
The manufacturer or designer usually specifies an average value for the current tlowing 
into each input terminal as the input bias current. 
Is = 'BI;'Bl (Eq 4.1) 
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4. 	 Input Offset Current 
Roth input currents are normally assumed equal. In reality, the current into the 
input rerminals can never he matched precisely_ The manufacturer or designer specifies 
the input offset current as 
(Eq 4.2) 
S. 	 Input Offset Voltage 
According to Figure 4.1. when the voltage into the inpuL~ are equal, the output 
should be zero. However, the subsequent stages in the device induce an imbalance that 
mllst be corrected for by introducing a slight bias voltage to either of the input tenninals to 
ensure thaL the output voltage is zero when viand V2 are equal. 
6. 	 Common Mode Rejection Ratio (CMRR) 
Ideally, the amp should ignore any signal common to both inputs. If two signals 
equal in amplitude and equal in phase appeared on the input telminais, the output voltage 
should be equal to zero. The ability for a device to amplify differential signals while 
rejecting common-mode signals is referred to as the CMRR which is defined as 
CMRR = Idifferential gainl. '= J& (F.q 4.3)
Icommon-mode gaml IA c..1 
and usually expressed in decibels, 20log( i~~~I ). 
7. 	 Temperature Effects 
The ideal amp should be immune to any variations in temperature. Since nearly 
all semiconductor devices are affected by variations in temperature, internal and ambient, 
drifts in outpul voltages are always observed. 
8. 	 Slcw Rate 
Slew rate is the maximum change of the output voltage with time (usually in 
response to a perfect step-function input) and can be expressed as 
SR = maximum ~:::::::~~~Ul voltage = IiVo~: ....) (Eq 4.4) 
Internal compensating capacitance introduces the slewing problem and causes the output to 
lag the inpUl voltage when the limit is exceeded. At higher frequencies, high rates of signal 
change, or higher signal levels, the effect is even more pronounced. 
9. 	 Frequency Response 
The bandwidth of an amplifier is the range of frequencies over which a particular 
device will deliver its rated gain. Ideally, this is infinite. However, gain of typical devices 
decreases with increases in frequency. Figure 4.2 shows the open loop gain characteristics 
for a typical general purpose op amp. 
IA I (dB) 
80 
60 t-_A=-__=;:~===}. 3dB 
40 
Figure 4.2: Example Open-loop Gain for Typical Op Amp (4] 
Fmm the diagram above, it is clear that the open loop gain of the amp is indeed finite. The 
gain is bigh at dc and lower frequencies, but falls off as frequency increases, usually at the 
rate of 20dB per decade. The break frequency , ib or O)m' is the frequency at which the 
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gain falls 3dB below the. maximum gain. Unity-gain frequency,!, or 0),. is the frequency 
at which the gain is unity or equal \0 0 dB 
10. 	 Gain-Bandwidth Product (GRWP) 
The gain-bandwidth product is equal to the unity -gain frequcm.:y. It provides the 
highest useful frequency for the device and is used to detennine the bandwidth for a given 
gam. 
GBWP = gain x bandwidth = unity-gain frequency (Eq 4.5) 
The unity gain can be used to detennine the bandwidth for a specific gain by the relation 
BW = unity-g~in freq (Eq 4.6)grun 
B. 	 TYPICAL CONFlGURATIONS 
The versatility of the op amp stems from the fact that it can he configured in a 
variety of ways to perfonn a wide variety of applications. Some of the most common 
configurations include those shown below. 
~A<m~ 
lllput IO __ r~,,,~ax 
Input~Output 1nputl~Put 
(a) Open-loop mode (b) Closed-loop mode 
' R, A = -R,tR, ~ ~A= lInput 1 ­
+ Output Inputl~PUl 
- (c) Controlled gain (d) Unity gain 
Figure 4.3: Operational Amplifier Gain Configurations 
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The gain is typically greatest in the open-loop mode when there is no feedback 
from the output to the inputs. In this case the voltage swings will be extreme, as any voltage 
differencc at the inputs will cause the output to approach the rai l voltage. This layout is 
usually the choice for non linear applications like comparators or level detector circuits. 
The greatest range of applications is realized with the device in the closed-loop 
configuration. The addition of resistors allows control to a reasonahle degree of accuracy 
as in the configuration of Figure 4.3(c). More precise analysis of closed-loop perfonnance 
is available in [4J and [6l- There are volumes 011 the subject of applications for operational 
amplifiers with thousands of circuit schematics to satisfy any design limitation 
C. 	 CONSEQUENCES OF FINITE GAIN 
The consequences of finite gain configurations can be summarized by the 
equations derived in the references, namely for the case of the controlled gain amplifier in 
the inverting mode shown in Figure 4.4, 
Figure 4.4: Operational Amplifier In the Inverting Configuration 
it can be shown that the finite galn, Ap is given hy the equation 
(Eq4.71 
where A is the finite open-loop gain of the op amp. Similarly, for the non-inverting 







Figure 4.5: Operational Amplifier In the Non-innrting Configuration 
the tirute gain is given by the expression 
(Eq 4.8) 
To illustrate performance considering frequency dependence for cases where A » 
l+Rftl and assuming one pole models, one can substitute the approximation A (s) == ~, 
where 00, is the gain bandwidth product (GBWP) for the amp, to produce the inverting 
circuit result 
(Eq 4.9) 
Likewise, the non-inverting result is given by Equation 4.10 
Af-=~ = I+R/Rj (Eq 4.10) 
Vi 1 + (I +R/Rl ) ~ 
w, 
The closed-loop gain rolls off at a uniform -2OdB per decade slope with a corner frequency 
given by 
(Eq 4. 11 ) 
D. OP AMP FUNDAMENTALS SUMMARY 
Again, there are many variations for the realization of the op amp, offering the designer 
a wide array of trade-offs in priee and perfonnanec. 1be tenns and fonnulas presented in 
lhis chapter serve as figures of merit to help the applications engineer decide which 
opemtional amplifier would meet specific necds 
36 
V. COMPOSITE OPERA TIONAL AMPLIFIERS 
Operational amplifiers have a number of non-ideal limitations that slightly reduce their 
overall utility. Occasionally, the component on hand never seems to provide the 
performance required for the optimal design. The limitation of the component must be 
overcome by some means leading to increased pcrfonnancc while maintaining the useful 
characteristics of the device. One approach available to the circuit delugner is to modify 
the behavior and characteristics of the existing device using the technology and 
components already available. This was the approach considered in the development of the 
composite operational amplifier 
This chapter introduce.~ the composite operational amplifier concepts and presents the 
equations thal allow for prediction of circuit behavior when the composite topology is 
applied. 
A. BACKGROUND OF CNOA 
Composite Operational Amplifiers (CNOAs) were developed by W.B. Mikhael and 
S. Michael in 1981. The theory behind the CNOA was that a single operational amplifier 
could he replaced by a combination of op amps specifically configured to extend the useful 
operating frequencies and performance of linear networks. Development and applications 
have hccn reported in [7J - LIO]. The overall goal of the research forCNOAs was to develop 
a systematic approach to expanding the operational frequencies of existing linear active 
devices, while increasing gain and reducing the ~nsjtivity of the circuits caused by 
variations in individual devices. The application of the theory using two op amp.~ (C20A), 
each constructed using two single op amps, yielded 136 dii\linct configurations. The 
number of optimalJusefu] layout.~ was narrowed after the C20As were suhject to the 
following criteria: 
(1) The inverting and the noninverting open-loop gains of the C20As were 
examined to verify that denominator polynomial coefficients showed no change in sign 
llris verification satisfied the necessary but not sufficient conditions for stahility 
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(2) None of the numerator or denominator coefficients were to be realized 
through differences. This measure eliminated the requirement for single op amps with 
matched GBWPs and reduced the sensitivity of the C20A with respect to its componenK 
(3) The overall "three-tenninal" perfonnance of the C20A was to bear strict 
resemblance to a single operational amplifier. 
(4) There were to he no zeros in the right hand side of me s-plane (caused by the 
single pole of the op amps) in the closed-loop gain configurations of the C20A. 
(5) The resulting trans fer function for the C20A was to have extended frequency 
operation with minimal gain and phase deviation from the ideal transfer function. There 
had to he means to justify the addition of a second op amp. 
Application of the criteria reduced the total number of prospective layoul.~ to 48, from 
which the top four perfonners were selected. These four improved amplifiers are 
illustrated in Figure 5.1. 
The focus of this research, the GaAs composite op amp, was limited to investigation 
of configurations C20A-J and C20A-2. These designs were selected because they were 
developed to optimize the gain perfonnancc of the amplifier combination, improving on the 
inherently low gain of the single MESFET amp. 
Reference [8] defines the open-loop gain of the single pole op amps used in the 
C20As. 
(Eq 5.1) 
where Ao;, o)u, and 0); are the dc open-loop gain, 3dB bandwidth, and the gain bandwidth 
product (GBWP) of the ith single op amp. respectively. Additionally, it can be 
demonstrated that the input-output voltage relationship of the C20As are given by 
(Eq 5.2) 
Applying specific tenns for C20A- ilo the general equation produces 
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(Eq 53) 
Likewise, C20A-2 can be represented a~ 
(Eq5.4)Vol ~ v.;::;i ~::; -Vb~~:l i :::~ 
where a is the internal resistor ratio shown in Figure 5.1 that conuols the position of the 
poles of the composite amplifier. 
Assuming identical op amps, AOl = Ao2 = Ao and wJ = OJI = Wi' and examining the 
open-loop gains in the single-ended inverting application for the case where Va = 0 yields 
the open-loop grun 
The 3dR frequency, wP ' and the quality factor, Q, for C20A-1 & 2 were derived as 
(Eq 5.6) 
(Eq 57) 
where again OJ , 's arc the respective GBWPs, a is the internal resistance ralio, and k. is the 
ratio of external resistors used in finite gain applications for the "three-terminal" devices 
shown in Figure 5.1 
Stability for the composite amps under consideration is detennined by application of 
Routh-Hurwitz stability criterion Lll] which is found to be 
(Eq 58) 
In practice, a should be chosen in the stable range for a given k that results in the optimum 
C20 out C20A outb$--o b$--o 
, + , + 
Figure 5.1: Composite Operational Amplifiers (C20As). (a) C20A-l; 
(b) C20A-2; (e) C20A.3; (d) C20A-4 
B. FINITE GAIN APPLlCATIONS 
Ibc composite operational amplifier reali72s its greatest potential in finite gain 
applications where the external resistors connected (0 the "three tcmina!" networks can 
T. = T,.~ (Eq 5.9) 
where Ti is the transfer function assuming ideal operational amplifiers and 
The relation NID indicates the amplitude and the phase deviations of the actual transfer 
function [rom the ideal transfer function. The coctTicients bJ and b1 detennine the stabil ity 
of T a' while W , ffi p ' and Qp are functions of the circuit parameters ffi 1 , ffi" and a. As 
referenced earlier in !he chapter, none of the coefficient.~ is realized lhrough differences 
which helps to lower the sensitivity ofTa, ffi" ffi~, and Qp to circuit parameters. Therefore. 
single operational amplifiers with mismatched GBWPs wilhin reasonable tolerances can be 




VI. GAAS MESFET OPERATIONAL AMPLIFIER DESIGN 
The viability of the GaAs operational amplifierwa.~ demonstrated in [3], [5), [12]-[14], 
and [16). The topologies presented realized respectable gains with vast improvements in 
bandwidth compared to silicon circuits. The physical characteristics of the MESFET 
required design techniques different from the methods used to construct NMOS or CMOS 
amplifiers. Some of the more serious adversities of the GaAs devices were low-intrinsic 
voltage gain and many processing non-uniformities. Additionally, the biasing 
I£{juiremcnts for the MESFETs required the use of Schottky !eve1·shifting diodes. The 
diodes in the cin:uit tended to reduce the gain even more. 
The design techniques and the building blocks covered in Chapter III were applied to 
the design of an op amp similar to the device presented in [3J - The emphasis for this 
research was the development of an amplifier that could be employed in the composite 
configuration and used in VLSI applications that nonnally llse Si devices powered by stable 
5 V supplies. The improved frequency perfonnance that GaAs offers would expand the 
capabilities of the device with minimal system fe-engineering. The design was 
intentionally kept simple since it would be only a part of a larger, more complex circuit. 
Potential applications include integration in RF rtx:eivers that do not require frequency 
conversion prior to detection, integration in switched capacitor networks, or use in high 
speed NO & DIA convertors. 
This chapter explores some of Lhe previous work in GaA~ op amp design and then 
presents the circuit developed for integration in the composite amplifier. 
A. 	 PREVTOUS GAAS OP AJ\.-IP DESIGNS 
One of the earliest reported GaAs op amps built as a stand alone component achieved 
superb perfonnance, but at a price of extreme complexity [13]. The design was focw.cd on 
building a direct analog of the general purpose silicon operational amplifier. The amp had 
a differential input, open-loop gain of 600B (at 100kHz) and was internally compensated. 
The high gain was achieved u.~ing several gain stages with positive feedback The designer 
used a current-mirror level-shifting stage instead of level shifting diodes to allow the amp 
to operate over a wide power supply range (± 5 - 9 V). The open-loop gain fell off rapidly 
beyond 100 kHz, delivering about 14 dB of dc gain at 100 MHz. A summary of the 
component's perfonnance is presented in Table 6.1. 
TABLE 6.1: Stand Alone High-speed GaAs Operational Amplifier ( 13] 
Open-loop gain (at I MHz) 55 dB 
Input offset voltage ±28 mV 
CMRR (at 100 kHz) 50dB 
Slew rate 15OOV/!lS 
Gain bandwidth product 500 MHz 
Phase margin 60" 
Power supply range ±5Vto±9V 
I Power dissipation ~200mW 
Another architecture (the proposal used as the hasic model for this research) employed 
a simplified topology since the amp was destined for use in medium speed switched· 
capacitor applications. [3 ] The design used gain enhancemen! through bootstrapping and 
cascading, and a single high-impedance node at the op amp output 1O provide for dominant 
pole compensation. The low frequency gain of the circuit was simulated to be 40 dB which 
dropped to 34 dB at higher frequencies due primarily to the drop in drain-to-source 
impedance disclL~sed earlier. The bandwidth of the amp was esLimated at 1.3 GHz with a 
0.4 pF capacitive load. The circuit did not employ differential inputJoutput topology, 
eliminating the added complexity associated with such a design. The perfonnance for the 
op amp is summarized in Tahle 6.2. 
TABLE 6.2: GaAs Op Amp for Switched Capacitor Circuits [3J 
Open-loop gain (at IMlIz) 30 dB I 
Input offset voltage ±63 mY I 
CMRR Not available I 
Slewratc 6000 Y/lls I 
Gain bandwidth product 1_2~I 
Phase margin 80"1 I 
Power supply range 
I Power diSSipatIOn 150mW 
A third topology for a high gain operational amplifier was proposed in [5] for usc in 
sampled data application.~_ The emphasis for the design was high gain with minimal 
settling time. The designers used differential-to-single-ended convenor stages cascaded 
with single ended high gain stages to produce, in effecl, a composite amplifier with de gains 
approaching 57 dB with GBWPs of I GHz. The push-pull architecture improved settling 
time considerably, allowing some designs to achieve minimum seming times approaching 
580 ps. The performance for this family is summarized in Table 6.3 
1ABLE 6_3: GaAs Op Amps for Sampled Data Applications [5] 
, Open -loop gain (at IMHz) 40 dE I 
40 dB 
I Minimum settling time 580 ps 
Gain bandwidth product 1.0GHz 
IPhase margin 52" 
Power supply range Vdd := 5 V, Vss1 :=-5 V & Vss2 := -7.5 V I 
1Power dissipation 58mW 
ICMRR j 
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B. GAAS OPERATIONAL AMPLIFIER FOR COMPOSITE CONFIGURA TJON 
The design techniques and building blocks developed in Chapter III were applied to 
the design of an amplifier suitable for use in a composite layout with the ultimate goal of 
improving the gain over the single amp. The circuit simulation program HSPICE, 
developed by Meta Soflware, was used to refine, test, and gauge circuit performance 
throughout the entire process. The transistor models used in the simulations were 0.8 /lm, 
depletion-mode MESFETs whose parameters were generated from fabrication data 
collected from Vite.'iSe Semiconductor (the proposed manufacturer for the complete 
de-~ign) 
The only parameter that was free to vary was the transistor gate width. "Inc 
characteristics for the "typical" MESFET were used in development until the amp design 
was flnalized. Characteristics for "slow" and "fast" MESFETs were used for the rigurous 
testing of the final design. 
The early saturation phenomenon and bia~ing requirements mandated the use of level· 
shifting circuitry. The Schottky-barrier diode was chosen over the level-shifting current 
mirror to reduce complexity. The SBDs were made by shoning the drain and source of the 
0.8)lffi transistors when required. The gate functioned as the cathode and the drain·source 
short acted like the anode. 
Figure 6.1 shows the final design for the single GaAs depletion-mode MESFET op 
amp with gate widths (in /lm) indicated in parentheses. The exceptionally large gate widths 
in the differential ampJitler and its gain enhancement stages are consistent with the widths 




QllHf~t ~--,-~ (4) JCL 
Figure 6.1: GaAs OpAmp Designed to Be Usedln Composite 
Amplifier Circuit 
C. 	 EVALUATING PERFORMANCE 
Figure 6.2 shows the layouts used to test and evaluate the single operational amplifier. 
The simulations were conducted in accordance with some of the recommendations 
contained in [6]. The design was not tested to industry standards since the internal circuitry 
required for an cx!n~mc1y robust design i.c. short circuil protection, voltage regulation, 




III (d) -= 
Figure 6.2: lest and Evaluation Circuits: (a) Offset Voltage (b) Open­

loop Gain & Phase (c) Common Mode Rejection Ratio (d) Slew Rate 

The most relevant tcSIS include the following: 
Offset Voltage 
This simple but crucial test helps determine the value of the nulling source 
required to set the output voltage to zero when there is no differential input or 'III -v2 = 0 
The resolution required for Vos is typically specified as the magnitude of the power supply 
divided by the low-frequency differential gain. Determining offset voltage with a high 
degree of accuracy is much easier in simulations than with an actual op amp testing. 
2. 	 Open-loop Gain and Phase 
Testing for open-loop gain with the MESFET operational amplifier is simpler 
than testing a high gain amp like the 741C general purpose amp, since the output vollage 
for the GaAs device is relatively low. The simulation results shown in Figure 6.3 
demonstrate the 22.5 dB gain obtained from the single amp, and the phase plo! reveals a 
phase margin of approximately 60· . The plots show the dear advantage the GaAs device 
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has over silicon -- the gain bandwidth product (GBWP) wilh a OA pF load i.~ in the 
neighborhood of 4.5 GHz! 





3. 	 Common Mode Rejection Ratio (CMRR) 
The CMRR was detennined hy simulating the cireuil shown in Figure 6.2(c), 
where the common mode gain was found using the relationship 
(Eq 6.() 
then using the definition for CMRR 
CMRR = ldifferential gainl. (Eq 6.2) 
Icommon mode gaml 
Typical gains for MESFET amps range from 40 to 50 dB, signiftcantly lower than their 
silicon counterparts. 
4. 	 Slew Rate (SR) 
Testing the slew rate for a high speed device like the GaAs op amp is much 
easier in simulation than tcsting an actual device. The theorctil:al accuracy is much greater 
when an input pulse with rise tir.ne and fall time equal to zero is available. The laws of 
phYSics and budget constraints preclude an actual source with the precision of the ideal 
pulse. Figure 6.4 shows the measurement technique used to determine SR for the device 
shown in Figure 6.1. Slew rate was defined in Chapter rv as 
SR = maximum change.in output voltage = 6 VO" ,(",ox) 

change In lIme 6t 

which fur this case yields a value of approximately 4500 V/I!S. 
5. 	 Additional Tests 
The design was also evaluated for ability to drive capacitive loads, as well as 
vulnerability to changes in the power supply and the fluctualions in device sizes. Rail 
voltage changes of± 10% led to de offsets in the range of lOOmV. Similarly, variation of 
gate widths by ± 10% led to de offsets of nearly the same magnitude. The amplifier is not 
as robust as il could be. The offsets at this stage of design were compensated [or through 
the use of an offset voltage source -- pons were included in the VLSI layout. One 
improvement for follow-on efforts could involve a bias voltage line for the larger 
lransis!ors in !hecurrentmirror 
i--~Vin --
~ vou,--
SR = nV/t'!t 
, , , , I , I , 
• ON G . ON 1 0 ON 
1 I ~~ I li N 1 I I ~ 0 I. N '"' 
'Figure 6.4: Simulation Waveform for Slew Rate Determination 
The amp held up well to external load capacilance.c;. maintaining a GBWP of 1.8 
GHz for CL =5pF. Most of the simulations were conducted with an arbitrary CL == O.4pF. 
The amp was "balanced"' to minimum offset voltage by increasing the gate 
lengths of transistors Q8, Q9, and the gate lengths of Ihe transiSlors used for the level­
shifting diodes 10 1.6 ~m. Thi.c; would achieve a WIL ratio of one withoul violating the 
Vitessc H-GaAs UI design rules. The transistors in the source follower/output driver stage 
were then fine luned to bring Vos as close 10 zero as possible. The iterations required to 
5\ 
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eliminate the offset were quite tedious, and often degraded circuit performance by 
decreasing gain and even skewing the bias voltages in the previous stages_ As mentioned 
earlier in this Chapter, "typical" VitesseGaAs MESI--t:Tmodcls with VI = ·0.825 V were 
used for the majority of the tests. Utilizing "fast" transistors with VI = - 0.875 V and "slow" 
Lransistors wilh VI = ~ 0.775 V also resulted in dc offsets. 
A summary of the single amp's performance shows how the device compares to 
previous resuIL~. 
TABLE 6.4: GaAs Operational Amplifier for Composite Design 
I Open-loop gain (at IMHz) 227dBv---1 
f Inp", off"" voltage ±44.23IlV 

CMRR (at tOO kHz) 47.43 dB 

Slew rate 4500 V/IlS 

IGain bandwidth product 4.5 GHz 
 I 
Phase margin 60· I 
I Power supply range V(jd=5V&Vss =-5V I 
I Power dissipation 63_66 mW I 
Evaluations of circuit performance under changes in ambient temperature and tolerance to 
radiation were left for follow-on efforts. 
In summary, the peculiarities behind the physical operation of the MESFET 
compounded the already difficult problem of designing a robust amplifier that could 
perform as specified under a variety of process and operational variations_ Table 6.4 
illustrates thaI the device stands up to most of the other designs except for open-loop gain 
However, the other designs presented achieved high gains witll multiple stages_ A 
composite configuration, which is a sort of multi-stage amplifier, will realize an increase in 
gain without added complexity. This improvement will not require much more chip area 
than would be needed to add another integral gain stage to the single amplifier. 
Additionally, the composite amplifier will mitigate the notorious process irregularities of 
GaAs VLSI circuitry 

VII. COMPOSITE GALLIUM ARSENIDE AMPLIFIER 
The composite topology represents a pragmatic approach to extending the gain and 
bandwidth of linear active networks using operational amplifiers. Each single op amp is 
replaced by a cascaded combination of two or more amps to boost performance to an 
acceptable level for specific applications. 
This brid chapler presents the results of applying configurations C20A-J and C20A­
2 discussed in [71 and in Chapter V to gallium arsenide. 
A. 	 DEVICES UNDER STUDY 
Configurations C20A-l and C20A-2 shown in Figure 7.1 were selected 10 optimize 
gain for the Ie, since GaAs already offered superior frequency performance over silicon. 
Amplifiers AI and A2 shown inside the composite "three-port" networks (dashed lines) 
were the GaAs op amps shown in Figure 6. 1 
C20A-l I', C20A-2 
I , 
I ' ~t 








Figure 7.1: Composite COnfigurations Applied to GaAs Up Amp 
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The composite amplifiers performed almost exactly as demonstrated in the references 
The open-loop gain was dramatically increased. Table 7.1 shows some performance 
metrics for the improvcd circuiL~ with an arbitrarily selected a. 
TABLE 7.1: Composite GaAs Op Amp Performance 
Perfonnance Criteria C20A-l C20A-2 
Open-loop gain (at IMHz) 40.35 dB I 
1 
40.925 dB -I 
Input offset voltage - 40.23 ~V I -51.02 ).IV 
CMRR (at 100 kHz) 23.8 dB 46.94 dB I 
Phase margin 3'- 350 
Powcr supply rangc Vdd = 5V&Vss= -5V I Vd<l=5V&Vss =-5V 
I Power dissipation 127.3 mW 127.3 mW I 
Note: 0: _ 14 forC20A -l and 0. = 20 forC20A-2 
B_ OPEN-LOOP PERFORMANCE 
The simulated open-loop gains corresponded remarkably well to the calculated open­
loop gain,AoCOMP, given by the relation 
(Eqn) 
for cases where the resistor values were kept small, i.e. R = 100 and Ra = 1400. Sample 
plots for open-loop gain and phase for the respective composite configurations are shown 
in Appendix B. The values were obtained by perfonning ac analysis as indicated in the 
HSPICE files contained in Appendix A. 
C. CLOSED-LOOP PERFORMANCE 
Simulations were also performed for the device in the finite gain and instrumentation 
configurations with care taken to satisfy the Routh-HulWitz stability criterion [11 ] 
(1 +0:) < (1 +k)12 (EqU) 
Recall that a represents Lhc ratio of the internal resistors in the circuit and k is the ratio, 
R2iRl, of the resistors external to the " three-port" network, As long as Equation 7.1 was 
rrue. simulated gains were very close to calculated values given by the relations 
(Eq 7.3) 
for the non-inverting configuration, and Equation 7.4 for inputs on the inverting node. 
A _ ~ _ - RzIR, CF...q 7.4)
f' - Vi - 1 + ( 1 +R.,lRl)/AocOMP 
One example is the case for k "" R2IRJ = 5000/}OO == 50 with a=14 and a ImY input on 
the non-inverting node of C20A-\ while the inverting node is connected to ground_ The 
calculated gain Af = 34.23 is well within tolerance of the 34.55 gain obtained by HSPICE 
simulations. Results of some simulations are shown in Appendix B. Likewise, the 
simulated gain of 34.55 was close to the calculated gain of 34,99 for k = 50 and a = 25 for 
C20A-2. The circuits were simulated with a ImV sinusoidal input on the non-invening 
node with the inverting port grounded. Excellent results were also achieved with inputs on 
the inverting node and pulsed waveforms. 
D. COMPOSITE SIMULATION SUMMARY 
Small resistors were selected to maintain current continuity for successive slages with 
the hope that voltage drops across the passive linear devices would nO! interfere with the 
biasing of the active devices within the circuit. Tests on the actual fabricated device will 
be performed with resistors external to the chip which will require soldering the circuit to 
a custom-milled printed circuit board to minimi7..e the capacitance,.~ that, if not kept in 
check, would produce erroneou.~ result~ at the anticipated operating frequencies. 
The HSPICE simulations provided the confidence that the composite concept could 
definitely be applied to GaAs technology and the design progressed to the Ie layout phase. 
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VIIJ. GAAS OP AMP FABRICATION 
The amplifier was designed with intent for fabrication by Vitcsse Semiconductor. All 
simulations were conducted with the depiction-mode 0.8 11m gale-length transistor models 
whose parameters were extracted from MOSIS fabrication runs. 
The GaAs VLSI manufacturing process has much in common with the more prevalent 
Si technologies. In facl, the bulk of the fabrication process is copied directly from silicon 
and uses the same equipment. The major difference between the rwo processes is that fewer 
steps arc needed to produce GaAs circuitry. Granted, production of the wiring levels and 
interconnects which forms the bulk of the VLSI process is identical for both technologies. 
However, only four mask levels are required to define the GaAs transistor, as opposed \0 
the six layers to realize a silicon device. This chapter presents an overview of the 
fabrication process and some of the special concerns for this particular design. Plots of the 
MAGIC layouL~ are included in Appendix C. 
A. 	 DEVICE TECHNOLOGY 
The following infonn ation is a description of the H-GaAs In manufacturing process 
as presented by James Mikkelson, a Vitesse Semiconductor representative: 
The dcpletion mode devices are fabricated wi th a 4 mask process. The wafer is first 
covered with a composite Si02/Si3N4 diele;;tric layer which protects the GaA.~ surface 
during processing and acts as an implant stop layer. The first mask level i~ used to pattern 
and etch active area regions in the dielectric layer. The second mask layer is used to define 
the openings through a photoresist layer for a depletion transistor channel implant. After 
the photoresist is removed, the transistor channels are implanted with an enhancement 
implant of Si29. After the channels have been fonned , a tungfiten based refractor metal is 
sputter deposited, masked, and etched to fonn the gate electrodes of the transistors and a 
layer of local interconnections. When the gate electrodes are patterned, a lightly doped 
drain (LDD) like implant is pcrfonned to increase the gate edge doping and to lower source 
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resistance. Next, an oxide spacer is fanned, and the source and drain regions are implanted 
with Si28. After the source-drain implant, the entire strucrurc is cappcd with silicon nitride 
and annealed to activate the implants. A thin dielectric layer is deposited and patterned as 
a dielectric assisted lift-off mask for ohmic contact metal definition. After the ohmic metal 
has been deposited and patterned, all of the GaAs device specific processing is completed. 
A representative schematic of the processing sequence is snown helow 
E E--T-Jj 
(a) active area definition (d) spacer and SID implant 
E FW=J 

(b) channel implant (e) cap and anneal 
r---J-l ~ 
(c) gaLe melallLDD implant (f) contact metal patterned 
nm silicon nitride • N-type implant 
~ silicon dioxide • gatemelal 
o G><A, ~ ohmic metal 
1<1gure 8.1: lransjstor Fabrication Sequence [17] 
8. INTERCONNECT PROCESSING 
Methods of interconnect formation used for silicon circuil fabrication have been 
applied directly to GaA~ VLSI. Afler the GaAs specific device fabrication has becn 
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completed, the remainder of the process consists of applying four full layers of aluminum 
metal interconnect for signal routing and power busing. The addition of more layers of 
metal improves circuit packing density and reduces the length of the interconnections, thus 
reducing capacitive loading and increasing overall cirellit pcrronnancc. [17] 
Aluminum metallization is used to provide low interconnect resistance while 
providing the ability to pattern and etch fine geometries. Eleclromigration resistance is 
achieved by the addition of I% copper and by usc of refractory metal barriers and caps. 
Metallization is sputter deposited and dry etched. Interconnect capacitance i.~ reduced by 
u.~ing thick layers of SiOz between the metal layers. Capacitance reduction is necessary to 
prevent RC delays in thc interconnection from dominating circuit performance. [17] 
In addition to the local signal roUling capability provided by the gate metal, metal 1 is 
also used for the local interconnections and macro routing. Metal I, metal 2, and metal 3 
arc used for signal routing. Metal 3 is also used for power and clock rollting for digital 
circuits. A thick metal 4 layer is provided for reducing the IR drop in power distribution 
and for ease of routing gate array.~.[17] 
The total process for fahneating the device and four layers of interconnections consists 
of only 13 mask levels. The process layoUl rules for the HGaAs ill process are given in 
Table 8.1. 
TABLE 8.1: H-GaAs III Process LayoutRule.~ [1 7] 
I 	 FEATURE LINE SPACE 
actlve area IS 1.8 I 
gatcmetal 0.6 IS 
via I 1.2 1.5I 	 I 
metall 1.2 1.8 
via 2 1.8 2.0 
I 	 I 
I I I 
TABLE 8_1: H-GaAs mProcess Layout Rules [17] 
C. 	 SPECIAL DESIGN CONSIDERA nONS 
The large gate widths required to increase the active areas and thus the gains of the 
transistors drove the design toward the use of multi-fingered MESFETs. The concept of 
enmeshing the gate and source gate contacts across the surface of the active area. as 
illustrated in the plot of the amplifiers shown in Appendix C, leads to a more efficiem usc 
of chip area. The more compact design also leads to a more rapid and even distribution 01 
input signals which is especially critical in preserving signal fidelity in analog circuits 
IX. CONCLUSIONS AND RECOMMENDATIONS 
A summar)' of the relevant concerns with the current design and recommendations for 
improvement follow 
A. 	 SUMMARY OF COMPOSJTE or AMP PERFORMANCE 
This research was conducted to investigate the possibility of exploiting GaAs MESFET 
technology LO realize a high-speed, multi-purpose operational amplifier for use in AID & 
D/A convertors, miniaturized communications systems, precision sensing and other high 
performance appikations. Gallium arsenide was selected because it has greater electron 
mobility than silicon which enables OaAs devices to charge/discharge parasitic and load 
capacitances at a much higher rate, vastly extending the range of operating frequencies 
Improvement in processing techniques, ready availability, and a .~olid price-performance 
ratio make GaAs an attractive option fur high perfonnance analog design. 
Additionally, GaAs devices are perfect for space applications because they have the 
reliability, radiation tolerance, and durability to last the entire mission span of new 
generation satellites with designed lives of ten years or more. 
The design methods and the building blocks for GaAs design were employed to realize 
a single operational amplifier with the specifications and characteristics detailed at the end 
of Chapter VI. Unfortunately, the low gain of the single op amp precluded usc for any 
actual application. Reason and prior research showed that gain (.:ould be enhanced by 
increasing the device sizes in the single amp, or by adding gain stages. 
The composite operational amplifier (CNOA) was used as the means to increase gain, 
since the principles behind the configurations were very accurate for predicting device 
performance. The composite op amp also reduces sensitivity to variations in individual 
components within the network. 
Two of the CNOA configurations were particularly useful because they were 
specifically tailored for gain enhancement. C20A- l and C20A-2, presented in [7], were 
used for the devices described in Chapter Vll. Simulations of the designs in HSPICE 
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proved that the principles of the composite amplifier could be applied to gallium arsenide, 
as well as silicon devices. 
The composite amps were prepared for fabrication using MAGIC, the IC CAD tool, 
with the Vitesse H-GaAs III lCChnology files available at the Naval Postgraduate School. 
Appendix C shows the circuit layout for the devices prepared for insertion in a suitable pad­
nng. 
Some uf the difficulties with the existing design include a susceptibility to variations in 
device size or any fluctuations in source voltage, both of which induce a de offset voltage. 
rhe conditions were mitigated for this design through use of dedicated ports to correct the 
offset for the actual amplifier which can be determined through simple tests 
Additionally, extractions of the MAGIC mes of device parameters using the command 
"ext2spice" yield extremely high values for capacitance over the entire composite 
amplifier. The instances (approximately 12) produce values in the range of 100-200 IiF. 
The low interconnect I;apacitance of the H-GaAs ill process and the semi-insulating 
substrate led to the conclusion that there may have been an error in the algorithm used to 
extract the device parameters. The Vitesse Semiconductor Corporation does not even 
provide values for capacitance of active region over substrate which could have been used 
to calculate the area and perimeter capacitance manually. The out of bounds capacitances 
were neglected for funher simulations. HSPICE simulations of the "ready for fab" 
amplifiers yielded results that were extremely close to values obtained from the original 
design. 
Testing of the actual device may be difficult due to the fact that all resistances will be 
connected off the chip. Care must be exercised to produce clean inten.:onnects without 
damaging the leads during the experiments. Perhaps a better approach would have been to 
fabricate some test devices with fixed (J.. s realized with active loads internal to the circuit 
to simplify the hardware test phase. 
B. 	 RECOMMENDATIONS 
One obvious recummendation is to improve the dc characteristics of the design 
through use of additional hia~ line s or improved current mirrors. Pe rhaps the limitation of 
the +5 to -5 rail-to-rail voltage prevented optimization in the final analysis. Most of the 
previous designs mentioned in the reference.~ included three power supplies and/or 
mismatched sources. i.e. V tl[[ == 8 V and Vss == 7 V. 
A second recommendation is 10 exploil the enhancement-mode devices that are 
available in the Vitesse H-GaAs III technology. Some frequency performance may 
degrade, but a more process insensitive device could lead to a more viahle general-purpose 
amp. 
Finally, it would be of tremendous benefit to construct and simulate future projects 
with CADE:'\lCE (or a similar industry-wide development package) which has some 
allowances for analog designs. 

APPENDIX A. HSPICE FILE."" FOR GaAs OP AMP & COMPOSITES 
A. HSPICE SIMULATION FILE FOR SINGLE GAAS AMPLIFIER 
Vitessc HGaAs3 OPAMP Analysis·· basic single amp test circuit 
" include Vites&e HGaA~3 models and paramenters for hspice. 
protect 
.include '/lools3IcadJmctalh92/partsivitesselhgaas3 .modc1s' 
lib ·/tools3/cadJmetalh92/pans!vitesseJhgaas3.comers' typical 
"'.lib '/tools3/cadlmetalh92/pans!vitesse!hgaas3.comers' slow 











j 1 4 1 3 10 dp 1.11=.8u w=400.Ou 

j2 5 2 310 dp l.l 1=.8u w=400.0u 

j3 6 5 4 10 dpl.lI=.8u w=375.0u 

j4 16 5 5 10 dpI.1I=.8u w=60.0u 

j5 6 51610 dp1.l1=.8u w=J60.0u 

j6 3 9 9 10 dpl.lI=.8u w=16.0u 

j79 lO lO lO dpl.l 1=.8u w=16.0u 

j8 1291 510 dpl.J 1= 1.6u w=2.Ou 

j915 lO lO lOdp1.l1= 1.6u w=2.Ou 

j lO 6 127 10 dp1.11=.8u w=9611 

j11 710 lO lOdpl.lI=.8u w=1Ou 

"''''''' ''''''''''''''''''AlJ diodes are Schottky barrier diodes"""'''''''*''''''''''''''''''' 

Jdi 1 11 5 11 10 dpl.l 1=1.6u w=211 





"''''" ... ,,*''''''*'''*'''*'''''' .... ''''''''''''main circuit"'''' ........... ''' .. '''''" .... '''''' ... • ... "'''''''* 

xamp 1 2 3 gaasamp 
"' ·""'''''''''''''''''''''''''''lnput on inverting port .. "' ..."''''''''''· ...... ''' ... ''''''" ...• .... ''''''· '" 
·vinm 2 0 AC SIN(O 1m lOX 0 0) 
" vinp I 0 
*vinm 2 0 pulse(- lm 1m 0 In In Sc-8 l e-7) 
"vinp 1 0 
.. .. ,.. ........ •• .. ·lnput on non-invening pon ...... ··*·**.. · ·**·*·**** 

vinp I 0 AC SIN(O 1m l00X 0 0) 
vinm 2 a 
*vem 33 0 AC SIN(O 1m 100X 00) 
·vos I 100 DC 44.2284u .$ output offset voltage 
*vinp l0pulse(-110005e-9Ie-8) 









* • * * ..* * ** .. *****., **ControUanal ysis statement** ***** ******* ** * 

*.DC vdiff -.25 -.2 . 1m 

.AC DEC 10 I 4G 

.plot AC vdb(3) 

·.TRAN In O.SOu 

*-probe v(l) v(2) v(3) i(1) i(2) i(3) 







B. HSPICE SIMULATION FILE FOR C20A-l GAAS AMPLIFIER 
Vitesse HGaAs3 Composite OP AMP Analysis: C20A-l 
.. include Vitesse HGaAs3 models and paramenters for hspice . 
. protect 
.include '!lOols3lcadJmctalh92!partslvitcsselhgaas3.models' 
lib '!1001s3lcadimeta/h921parts/vitesselhgaas3.comers' typical 
.unprotec t 
'" Single op amp suocircuit 
.SUBCKT gaasamp 1 2 7 
vdd 60dc 5 
'ISS IOOde -5 
j I 4 I 3 10 dp 1.1 1=.8u w=400.0u 
j2523iOdpl.ll=:.8uw~.Ou 
j3 6 5 4 10 dpl.l1=.8u w=375.0u 
j4 [655 10 dpl . ll=.8u w=60.Ou 
j5 6 5 16 iO dp 1.11=.8u w=360.0u 
j63 9 910 dpl.ll=.8u w=16.Ou 
j79 10 10 IOdpl.l1:..8u w=<16.0u 
j8 12915 IOdpJ.ll= J.6u w=2.Ou 
j915 10 10 iOdp1.l1=1.6u w=2.0u 
j106 1271Odpl . l l=.8uw=96u 
jl1 7 10 10 iOdpl.ll=.8u w= lOu 
**** ..............All diodes are Schottky barrier diodes·.....·u........ .. 

jdill1511 JOdpLll=1.6uw=lu 
jdi2 12 11 1210 dpLl I=1.6u w=lu 
.ENDS gaasamp 
••••••••••• ...... ••• ... •• .. ·composite sub-circuits"'··· .. ••••••••••• • • .. • .. 
.....open loop 
·XAMPI 534 gaasamp 
·XAMP2 1 4 5 gaasamp 
"' R 1 3 100 
*Ralpha 3 4 1.4k 
··c1osed loop 
sunCKT comp_cUoop I 2 5 
XAMPI 634 gaasamp 
XAMP2 1 4 5 gaasamp 
R 1 3 100 
69 
Ralpha 3 4 l.4k 
RJ26JOO 
R2565k 
······················composite test circuits······· .. ••• ..... • .......... ••• 
·XCOMPOSITE_l 1 23 comp_o_loop 
XCOMPOSITE_J 423 comp_cUoop 
...... •••• ...•• ...... •• ... •• ...·····input on inverting port ..............•• ........ • ..."'· .. • 
·vinp 1 0 
·vinm 2 0 AC SIN(O 1m lOX 0 0) 
•••••.. • • .. • ... • .. •• .. • .. • .. • ..input on non-inverting port············ 
vinp 1 0 AC SfN(O 1m lOOX 0 0) 

vinm 2 0 

·vinp 1 0 pulse(-1.25m 1.25m 000 5e-8 le-7) 

·vinm 2 0 
·vcrn 7 0 SIN(O 1m lOX (0) Scammon mode input 
vos 14 -44.3u 
·"load 
Cld 3 0 .4pF 
••••••••••.. ••••... ControVanalysis statements··· ..• .. •••.. • ..•••• 
·.AC DEC 10 I 3G 





.probe vel) v(2) v(3) 







C. R"iPICE SIl\1ULA nON }<'lLE .'OR C20A-2 COMPOSITE GAAS AMP 
Vitesse HGaAs3 Compositc OP AMP Analysis -- C20A-2 
.. include Vitesse HGaAs3 models and paramenters for hspice 
.protect 
.include 'ltools3/cadJrneta/h92/partslvitesselhgaas3.models' 
.lib 'ftools3/cadlmctalh92/partslvitesse!hgaas3.comers' typical 
.... lib '/tools3/cadlmetalh92/parts/vitesselhgaas3.comers' slow 
"'Jib '/tools3Jcadimetalh92Jpartsivitessdhgaas3.comers' fast 
unprotecl 
.. single op amp subcircuit 
.SUBeKT gaasamp 1 27 
vdd60dc5 
vsslOOdc -5 
j14 1 3 10 dp1.l1=.8u W~OO.OU 
j2 5 2 3 10 dp L I 1=.8u w=400.0u 
j3 6 54 10 dpLi 1=.8u w=375.0u 
j4 16 5 5 10 dp L1 1=.8u w=60.0u 
)565 16 10 dpL 1 1=.8u w=360J)u 
j6 399 10 dp LlI=.8u w= 16.0u 
j79 10 10 10 dpl.l1=.8u w=16.0u 
jS 12915 10 dp l.ll= 1.6u w=2.0u 
j9 15 10 10 10 dpLll=1.fiu w=2.0u 
j 10 6 127 10 dp1.l1=.8u w=96u 
jl 17 iO 10 lOdpl.llo=.8u w= \Ou 
......... "* .............. AII diodes are Schottky barrier diodes ............. ... .......... .. 
jdil I I 5 11 10 dpl.1 1=1.6u w=2u 
jdi2 12 11 12 10 dpl.lI=1.6u w=2u 
.ENDS gaasamp 
..............................."'*... ...........composite sub-circuits"' ...................................... " 

**open loop 
.. . SUBCKT comp_o_loop 125 
*XAMPI 123 gaasamp 
"'X AMP2 3 4 5 gaasamp 
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'"R40 100 
'"Ralpha 4 5 2k 
hclosed loop 
SUBCKT comp_cUoop J 25 
XAMPI 1 6 3 gaasamp 




Ralpha 45 2.5k 
.ENDS comp_cl_loop 
'" '". **'" ........** .. *********composite tesl circuits""* ..**.......... * ................ .. 
"XCOMPOSITE_ l I 2 3 comp_o_loop 
XCOMPOSITE_l 423 comp_cl_loop 
* ........ ***** .. *** ...... * .. * .... input on inverting pon* ........ **..* ...... **.. * 

"vinp 1 0 

"'limn 2 0 $AC SIN(O 1m looX 00) 

• .... * .... * .... *** .. ****** ..• ..inplll on non-inverung port"""*"**"""** 
"vinm 20 

"vinp 1 OAC SIN(O 1m looX 00) 

vinp 1 0 pulse(-.5m .sm 000 5e-8 le-7) 
vinm 20 
vo.~ 1 4 51 U $offset voltage 
72 
"'vern 330 AC SIN(O 1m lOX 0 O)$common mode voltage 
"load 
Cld 3 0 .4pF 
*~ .. ** ............ . * ....... · ControUanal ysis statements .*............".....*,. 

*.AC DEC 10 1 5G 
· .plot ACvdb(3) 
·.probe vO) v(2) v (3) 
.TRAN In O.5 u 

.probev(I) v(2) v(3) 








APPENDIX B. GaAs OPAMP SIMULATION RESULTS 
A. OPEN-LOOP GAIN AND PHASE OF SINGLE GaAs MESFET OP AMP 
R. OPEN-LOOP GAlN AND PHASE OF C20A-l 
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C. OPEN·LOOP GAIN OF C20A·l 
D. SAMPLE TRANSIENT RESPONSE OF C20A.l 
~ ~ ~ ~ 
. ~ ~ 










E. OPEN-LOOP GAIN AND PHASE OF C20A-2 
F. OPEN-LOOP GAIN OJ.' C20A-l 
gO 
G. SAMPLE TRANSIENT RESPONSE OF C20A-1 
~ 1~c -,i
b 





APPENDIX C. GaAs CIRCUITS FOR FABRlCATION 
A. SINGLE GaAs MESFET OP AMP 
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